Hytec Electronics Ltd

Data Acquisition and Control

Industry Pack
IP-ADC-8411 16 Channels 16 bits

Description
The Hytec IP-ADC-8411 is an Industry Pack that provides 16 channels of simultaneously sampled analogue digitisation with the following characteristics:-

• 16 independently programmed channels
• 16 bits resolution
• Single full-scale and offset trim
• Differential inputs
• 0V to 5V unipolar full-scale standard and +/-2.5V bipolar by jumper option
• System gain can be factory adjusted for 0V to 10V and +/-5V full scale input
• Front-end instrumentation amplifiers can be factory set for gains of up to x1000
• FIFO memories for single sample and optional triggered sample readout
• Low offset error - +/- 1.5mV max
• Low gain error - +/- 0.05% full scale (0V to 5V Standard)
• Low gain error - +/- 0.1% full scale (0V to 10V Variation ‘U’)
• Low error drift - 10ppm per deg C
• Code format: 0000h = 0V and FFFFh = +5V Standard
• Code format: 0000h = 0V and FFFFh = +10V Variation ‘U’
• High input impedance – 5Gohms
• Up to 100KHz sampling rate
• Simultaneous sampling – 2us acquisition time
• System to plant isolation to 100V when externally powered by DC/DC converter option
• Serial number, PCB issue and firmware issue held in ID PROM
• 32MHz operation (8MHz optional)
• 10MHz Clock signal for synchronising sampling clocks between cards or ‘GO’ signal for synchronising sampling between cards.

Overall Specifications

Size: Single width Industry Pack 1.8ins x 3.9 ins
Operating temp: 0 to 45 deg C ambient
Number of channels: 16
ADC resolution: 16 bits
Diff. Non-linearity: Monotonic to 15 bits (at 50kHz throughput)
Int. Non-linearity: +/-0.018% of full scale (at 50kHz throughput)
Offset error: +/-1.5mV uncorrected.
Offset drift: +/-0.5ppm per deg C typical
Gain error: +/-0.05% uncorrected
Gain drift: +/-0.5 ppm per deg C typical
Range: +5V full-scale (+ve input referred to –ve input). +/-2.5V optional
Cross-talk: +/-1LSB channel to channel for FS input on adjacent channel
CMRR Greater than 60dB
CMV +/-12V
Overvoltage: +/-40V
Throughput: 100KHz max
Acquisition time: 2us
Conversion time: 8us
Bandwidth: 20kHz (factory set – other cut-offs can be specified)
SNR: -90dB at 1kHz typical SINAD: -90dB at 1kHz typical
Isolation: 100V via opto-isolators (if externally powered)
Data format: 16 bits straight binary
Memory: Buffer register for each conversion and FIFO for all 16
Power: +5V @ 300mA typical +/-12V @ 200mA typical when switched to internal

Operating Modes

There are three operating modes:-
1. DC sampling – when the unit is armed or receives an External 10MHz signal, the inputs are sampled at the programmed clock rate and the conversions placed in a 16 conversion pre-trigger FIFO. Interrupt or DMA Request is generated when the FIFO is full. The FIFO may be readout as it is filling.

2. Register mode – the last ADC reading may be read at random from each addressed ADC register.

3. Triggered sampling – When the board is triggered conversions are stored in a larger external FIFO which will hold 256 16bit samples for each of the 16 channels. Interrupt or DMA Request is generated when the FIFO is full. The FIFO may be readout as it is filling. Once triggered and FULL the external FIFO remains unchanged until it is read completely. The unit can only be retriggered once the FIFO had been emptied.

Download full Product Specification

HYTEC HOME PAGE
 

HYTEC Head Office
Post : 5 Cradock Road, Reading, Berkshire, RG2 0JT, England.
Phone : +44 (0)118 9757770
Fax : +44 (0)118 9757566

Email : sales@hytec-electronics.co.uk


Copyright © 2005 [Hytec Electronics Ltd]. All rights reserved.
Information in this document is subject to change without notice.
Other products and companies referred to herein are trademarks or registered trademarks of their respective companies or mark holders.
Our policy is one of continuous product development and the right is reserved to supply equipment which may vary slightly from that described.

send mail to paul@hytec-electronics.co.uk with questions or comments about this web site.

Last modified: March 05, 2008